![](/img/cover-not-exists.png)
Hardware redundancy architecture based on reconfigurable logic blocks with persistent high reliability improvement
Krištofík, Štefan, Baláž, Marcel, Malík, PeterVolume:
86
Language:
english
Journal:
Microelectronics Reliability
DOI:
10.1016/j.microrel.2018.04.010
Date:
July, 2018
File:
PDF, 1.98 MB
english, 2018