![](/img/cover-not-exists.png)
Embedded Parity and Two-Rail TSC Checkers with Error-Memorizing Capability
Tarnick, SteffenVolume:
5
Year:
1998
Language:
english
Journal:
VLSI Design
DOI:
10.1155/1998/67574
File:
PDF, 2.52 MB
english, 1998