![](/img/cover-not-exists.png)
An efficient implementation of FPGA based high speed IPSec (AH/ESP) core
Rao, Muzaffar, Newe, Thomas, Omerdic, Edin, Dooly, Gerard, Lewis, Elfed, Toal, DanielVolume:
11
Year:
2018
Language:
english
Journal:
International Journal of Internet Protocol Technology
DOI:
10.1504/IJIPT.2018.092477
File:
PDF, 363 KB
english, 2018