[IEEE 2018 Design, Automation & Test in Europe...

  • Main
  • [IEEE 2018 Design, Automation &...

[IEEE 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE) - Dresden (2018.3.19-2018.3.23)] 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE) - A parameterized timing-aware flip-flop merging algorithm for clock power reduction

Feng, Chaochao, Yue, Daheng, Zhao, Zhenyu, Liao, Zhuofan
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2018
Language:
english
DOI:
10.23919/DATE.2018.8342131
File:
PDF, 118 KB
english, 2018
Conversion to is in progress
Conversion to is failed