![](/img/cover-not-exists.png)
A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18-μm CMOS Utilizing Pulse-Shrinking Fine Stage With Built-In Coarse Gain Calibration
Enomoto, Ryuichi, Iizuka, Tetsuya, Koga, Takehisa, Nakura, Toru, Asada, KunihiroYear:
2018
Language:
english
Journal:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
DOI:
10.1109/TVLSI.2018.2867505
File:
PDF, 2.85 MB
english, 2018