An ASIC Crypto Processor for 254-Bit Prime-Field Pairing...

An ASIC Crypto Processor for 254-Bit Prime-Field Pairing Featuring Programmable Arithmetic Core Optimized for Quadratic Extension Field

AWANO, Hiromitsu, ICHIHASHI, Tadayuki, IKEDA, Makoto
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
E102.A
Language:
english
Journal:
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
DOI:
10.1587/transfun.E102.A.56
Date:
January, 2019
File:
PDF, 2.70 MB
english, 2019
Conversion to is in progress
Conversion to is failed