![](/img/cover-not-exists.png)
Low Power Process, Voltage, and Temperature (PVT) Variations Aware Improved Tunnel FET on 6T SRAM Cells
Reddy, K. Niranjan, Jayasree, PVYLanguage:
english
Journal:
Sustainable Computing: Informatics and Systems
DOI:
10.1016/j.suscom.2019.01.005
Date:
January, 2019
File:
PDF, 460 KB
english, 2019