![](/img/cover-not-exists.png)
Fault Tolerant Soft-Core Processor Architecture Based on Temporal Redundancy
Villa, Paulo R. C., Travessini, Rodrigo, Goerl, Roger C., Vargas, Fabian L., Bezerra, Eduardo A.Language:
english
Journal:
Journal of Electronic Testing
DOI:
10.1007/s10836-019-05778-z
Date:
February, 2019
File:
PDF, 2.38 MB
english, 2019