![](/img/cover-not-exists.png)
Time-sensitivity-aware shared cache architecture for multi-core embedded systems
Lee, Myoungjun, Kim, SoontaeJournal:
The Journal of Supercomputing
DOI:
10.1007/s11227-019-02891-w
Date:
May, 2019
File:
PDF, 1.43 MB
2019