[IEEE 2019 32nd International Conference on VLSI Design and...

  • Main
  • [IEEE 2019 32nd International...

[IEEE 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID) - Delhi, NCR, India (2019.1.5-2019.1.9)] 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID) - Low Complexity & Improved Efficiency of Encoded Data Using Peres Gate in BWAR with Testable Feature

Nirmalkar, Tripti, Kanoujia, Deepti, Varma, Kshitiz
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2019
Language:
english
DOI:
10.1109/VLSID.2019.00029
File:
PDF, 318 KB
english, 2019
Conversion to is in progress
Conversion to is failed