![](/img/cover-not-exists.png)
Cost-effective and Time-efficient Failure Analysis Method for Yield Enhancement Utilizing Picked Sawn Wafer
Yanagita, Hiroshi, Jingu, Akihito, Okanishi, Shinobu, Tanaka, Satoshi, Koyama, ToruYear:
2019
Language:
english
Journal:
IEEE Transactions on Semiconductor Manufacturing
DOI:
10.1109/tsm.2019.2934115
File:
PDF, 705 KB
english, 2019