Experimental Demonstration of Stacked Gate-All-Around Poly-Si Nanowires Negative Capacitance FETs with Internal Gate Featuring Seed Layer and Free of Post-Metal Annealing Process
Lee, Shen-Yang, Chen, Han-Wei, Shen, Chiuan-Huei, Kuo, Po-Yi, Chung, Chun-Chih, Huang, Yu-En, Chen, Hsin-Yu, Chao, Tien-ShengYear:
2019
Journal:
IEEE Electron Device Letters
DOI:
10.1109/LED.2019.2940696
File:
PDF, 634 KB
2019