A Binary Line Buffer Circuit Featuring Lossy Data...

  • Main
  • 2019
  • A Binary Line Buffer Circuit Featuring Lossy Data...

A Binary Line Buffer Circuit Featuring Lossy Data Compression at Fixed Maximum Data Rate

Napoli, Ettore, De Caro, Davide, Petra, Nicola, Strollo, Antonio Giuseppe Maria
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Year:
2019
Language:
english
Journal:
IEEE Transactions on Circuits and Systems I: Regular Papers
DOI:
10.1109/TCSI.2019.2941703
File:
PDF, 4.29 MB
english, 2019
Conversion to is in progress
Conversion to is failed