![](/img/cover-not-exists.png)
A test point selection approach for DC analog circuits with large number of predefined faults
Khanlari, Masoumeh, Ehsanian, MehdiLanguage:
english
Journal:
Analog Integrated Circuits and Signal Processing
DOI:
10.1007/s10470-019-01550-7
Date:
November, 2019
File:
PDF, 600 KB
english, 2019