![](/img/cover-not-exists.png)
A scheduler synthesis methodology for joint SW/HW design exploration of SoC
Ismail Assayad, Sergio YovineVolume:
14
Language:
english
Pages:
29
DOI:
10.1007/s10617-010-9051-5
Date:
June, 2010
File:
PDF, 1.14 MB
english, 2010