A Memory Efficient, Multiplierless & Modular VLSI...

A Memory Efficient, Multiplierless & Modular VLSI Architecture of 1D/2D Re-Configurable 9/7 & 5/3 DWT Filters Using Distributed Arithmetic

Chakraborty, Anirban, Banerjee, Ayan
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Journal:
Journal of Circuits, Systems and Computers
DOI:
10.1142/S0218126620501510
Date:
February, 2020
File:
PDF, 1.58 MB
2020
Conversion to is in progress
Conversion to is failed