[IEEE 2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS) - San Jose, Costa Rica (2020.2.25-2020.2.28)] 2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS) - Gate Sizing for Power-Delay Optimization at Transistor-level Monolithic 3D-Integrated Circuits

The file will be sent to your email address. It may take up to 1-5 minutes before you receive it.

The file will be sent to you via the Telegram messenger. It may take up to 1-5 minutes before you receive it.

Note: Make sure you have linked your account to Z-Library Telegram bot.

The file will be sent to your Kindle account. It may take up to 1–5 minutes before you receive it.

Please note: you need to verify every book you want to send to your Kindle. Check your mailbox for the verification email from Amazon Kindle.