Low power and high-speed FPGA implementation for 4D...

  • Main
  • 2020 / 6
  • Low power and high-speed FPGA implementation for 4D...

Low power and high-speed FPGA implementation for 4D memristor chaotic system for image encryption

Hagras, Esam A. A., Saber, Mohamed
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Journal:
Multimedia Tools and Applications
DOI:
10.1007/s11042-019-08517-w
Date:
June, 2020
File:
PDF, 2.12 MB
2020
Conversion to is in progress
Conversion to is failed