![](/img/cover-not-exists.png)
Reconfigurable 2, 3 and 5-point DFT processing element for SDF FFT architecture using fast cyclic convolution algorithm
S., Bibin Sam Paul, Glittas, A.X., Sellathurai, M., Lakshminarayanan, G.Volume:
56
Journal:
Electronics Letters
DOI:
10.1049/el.2019.4262
Date:
June, 2020
File:
PDF, 211 KB
2020