Low Power and High Speed D-Latch Circuit Designs Based on...

International Journal of Engineering and Technology 2012 / 11 Vol. 2; Iss. 1

Low Power and High Speed D-Latch Circuit Designs Based on Carbon Nanotube FET

Talebipoor, Neda, Keshavarzian, Peiman, Irannejad, Behzad
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
2
Journal:
International Journal of Engineering & Technology
DOI:
10.14419/ijet.v2i1.483
Date:
November, 2012
File:
PDF, 205 KB
2012
Conversion to is in progress
Conversion to is failed