Circuits and Architectures for In-Memory Computing-Based...

IEEE Micro 2020 / 11 Vol. 40; Iss. 6

Circuits and Architectures for In-Memory Computing-Based Machine Learning Accelerators

Ankit, Aayush, Chakraborty, Indranil, Agrawal, Amogh, Ali, Mustafa, Roy, Kaushik
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
40
Journal:
IEEE Micro
DOI:
10.1109/MM.2020.3025863
Date:
November, 2020
File:
PDF, 2.79 MB
2020
Conversion to is in progress
Conversion to is failed