![](/img/cover-not-exists.png)
A 1.8-nW, -73.5-dB PSRR, 0.2-ms Startup Time, CMOS Voltage Reference With Self-Biased Feedback and Capacitively Coupled Schemes
Shao, Cheng-Ze, Kuo, Shih-Che, Liao, Yu-TeYear:
2020
Journal:
IEEE Journal of Solid-State Circuits
DOI:
10.1109/jssc.2020.3028506
File:
PDF, 6.31 MB
2020