![](/img/cover-not-exists.png)
Automatic Floorplanning and Standalone Generation of Bitstream-Level IP Cores
Khan, Nadir, Castro-Godinez, Jorge, Xue, Shixiang, Henkel, Jorg, Becker, JurgenYear:
2020
Journal:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
DOI:
10.1109/tvlsi.2020.3023548
File:
PDF, 1.59 MB
2020