Gate drive circuit for current balancing of...

Gate drive circuit for current balancing of parallel-connected SiC-JFETs under avalanche mode

Takamori, Taro, Wada, Keiji, Saito, Wataru, Nishizawa, Shin-ichi
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Journal:
Microelectronics Reliability
DOI:
10.1016/j.microrel.2020.113776
Date:
November, 2020
File:
PDF, 893 KB
2020
Conversion to is in progress
Conversion to is failed