Design of multiplier for arithmetic-high-level synthesis...

  • Main
  • 2020 / 12
  • Design of multiplier for arithmetic-high-level synthesis...
Materials Today: Proceedings 2020 / 12

Design of multiplier for arithmetic-high-level synthesis using modified booth encoding

Supritha, B., Kiran, M., Veera Reddy, B., Jamal, K., Kumar, Manchalla O.V.P.
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Journal:
Materials Today: Proceedings
DOI:
10.1016/j.matpr.2020.10.460
Date:
December, 2020
File:
PDF, 1.87 MB
2020
Conversion to is in progress
Conversion to is failed