![](/img/cover-not-exists.png)
Feasible approach for processes integration of CMOS transistor gate/side-wall spacer patterning fabrication
Chun-Jen WengVolume:
50
Year:
2010
Language:
english
Pages:
10
DOI:
10.1016/j.microrel.2010.07.010
File:
PDF, 2.62 MB
english, 2010