51

Low-voltage CMOS subthreshold four-quadrant tripler

Year:
1996
Language:
english
File:
PDF, 410 KB
english, 1996
63

The single CCII biquads with high-input impedance

Year:
1991
Language:
english
File:
PDF, 412 KB
english, 1991
68

Analogue BiCMOS squarer and its applications

Year:
1999
Language:
english
File:
PDF, 352 KB
english, 1999
78

Analysis and Design of D-Band Injection-Locked Frequency Dividers

Year:
2011
Language:
english
File:
PDF, 3.77 MB
english, 2011
79

A 132.6-GHz Phase-Locked Loop in 65 nm Digital CMOS

Year:
2011
Language:
english
File:
PDF, 736 KB
english, 2011
83

Current-mode pseudo-exponential circuit with tunable input range

Year:
2000
Language:
english
File:
PDF, 219 KB
english, 2000
86

A single-path pulsewidth control loop with a built-in delay-locked loop

Year:
2005
Language:
english
File:
PDF, 758 KB
english, 2005
90

A Calibrated Pulse Generator for Impulse-Radio UWB Applications

Year:
2006
Language:
english
File:
PDF, 2.13 MB
english, 2006
91

A 2.5 GHz All-Digital Delay-Locked Loop in 0.13 μm CMOS Technology

Year:
2007
Language:
english
File:
PDF, 2.08 MB
english, 2007
93

A Jitter-Tolerance-Enhanced CDR Using a GDCO-Based Phase Detector

Year:
2008
Language:
english
File:
PDF, 3.16 MB
english, 2008
95

A 1.5 GHz All-Digital Spread-Spectrum Clock Generator

Year:
2009
Language:
english
File:
PDF, 1.56 MB
english, 2009