![](/img/cover-not-exists.png)
CMOS scaling beyond the 100-nm node with silicon-dioxide-based gate dielectrics
Wu, E. Y., Nowak, E. J., Vayshenker, A., Lai, W. L., Harmon, D. L.Volume:
46
Language:
english
Journal:
IBM Journal of Research and Development
DOI:
10.1147/rd.462.0287
Date:
March, 2002
File:
PDF, 263 KB
english, 2002