![](/img/cover-not-exists.png)
LASIC: Loop-Aware Sleepy Instruction Caches Based on STT-RAM Technology
Junwhan Ahn,, Kiyoung Choi,Volume:
22
Language:
english
Journal:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
DOI:
10.1109/TVLSI.2013.2265278
Date:
May, 2014
File:
PDF, 558 KB
english, 2014