![](/img/cover-not-exists.png)
Gate-last integration on planar FDSOI for low-VTp and low-EOT MOSFETs
Morvan, S., Andrieu, F., Leroux, C., Garros, X., Cassé, M., Martin, F., Gassilloud, R., Morand, Y., Le Royer, C., Besson, P., Roure, M.-C., Euvrard, C., Rivoire, M., Seignard, A., Desvoivres, L., BarnVolume:
109
Language:
english
Journal:
Microelectronic Engineering
DOI:
10.1016/j.mee.2013.03.045
Date:
September, 2013
File:
PDF, 816 KB
english, 2013