![](/img/cover-not-exists.png)
Inductance model and analysis methodology for high-speed on-chip interconnect
Gala, K., Blaauw, D., Zolotov, V., Vaidya, P.M., Joshi, A.Volume:
10
Language:
english
Journal:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
DOI:
10.1109/tvlsi.2002.801619
Date:
December, 2002
File:
PDF, 740 KB
english, 2002