![](/img/cover-not-exists.png)
Seu mitigation for half-latches in xilinx virtex FPGAs
Graham, P., Caffrey, M., Johnson, D.E., Rollins, N., Wirthlin, M.Volume:
50
Language:
english
Journal:
IEEE Transactions on Nuclear Science
DOI:
10.1109/TNS.2003.820744
Date:
December, 2003
File:
PDF, 374 KB
english, 2003