Seu mitigation for half-latches in xilinx virtex FPGAs

Seu mitigation for half-latches in xilinx virtex FPGAs

Graham, P., Caffrey, M., Johnson, D.E., Rollins, N., Wirthlin, M.
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
50
Language:
english
Journal:
IEEE Transactions on Nuclear Science
DOI:
10.1109/TNS.2003.820744
Date:
December, 2003
File:
PDF, 374 KB
english, 2003
Conversion to is in progress
Conversion to is failed