IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
2014 / 9 Vol. 33; Iss. 9
![](/img/cover-not-exists.png)
Voltage-Aware Chip-Level Design for Reliability-Driven Pin-Constrained EWOD Chips
Yeh, Sheng-Han, Chang, Jia-Wen, Huang, Tsung-Wei, Yu, Shang-Tsung, Ho, Tsung-YiVolume:
33
Language:
english
Journal:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
DOI:
10.1109/tcad.2014.2331340
Date:
September, 2014
File:
PDF, 2.69 MB
english, 2014