![](/img/cover-not-exists.png)
CACTI-IO: CACTI With OFF-Chip Power-Area-Timing Models
Jouppi, Norman P., Kahng, Andrew B., Muralimanohar, Naveen, Srinivas, VaishnavVolume:
23
Language:
english
Journal:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
DOI:
10.1109/TVLSI.2014.2334635
Date:
July, 2015
File:
PDF, 3.29 MB
english, 2015