![](/img/cover-not-exists.png)
Graded channel architecture: the solution for misaligned DG FD SOI n-MOSFETs
Sharma, Rupendra Kumar, Gupta, Ritesh, Gupta, Mridula, Gupta, R SVolume:
23
Language:
english
Journal:
Semiconductor Science and Technology
DOI:
10.1088/0268-1242/23/7/075041
Date:
July, 2008
File:
PDF, 385 KB
english, 2008