High-performance logic transistor DC benchmarking toward...

High-performance logic transistor DC benchmarking toward 7nm technology-node between III–V and Si tri-gate n-MOSFETs using virtual-source injection velocity model

Baek, Rock-Hyun, Kim, Jin Su, Kim, Do-Kywn, Kim, Taewoo, Kim, Dae-Hyun
How much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Volume:
116
Language:
english
Journal:
Solid-State Electronics
DOI:
10.1016/j.sse.2015.11.031
Date:
February, 2016
File:
PDF, 646 KB
english, 2016
Conversion to is in progress
Conversion to is failed