Analytical modeling of CMOS circuit delay distribution due to concurrent variations in multiple processes
B.P. Harish, Navakanta Bhat, Mahesh B. PatilVolume:
50
Year:
2006
Language:
english
Pages:
9
DOI:
10.1016/j.sse.2006.07.005
File:
PDF, 283 KB
english, 2006