![](/img/cover-not-exists.png)
An evaluation of fast wafer level test methods for interconnect reliability control
S Foley, J Molyneaux, A MathewsonVolume:
39
Year:
1999
Language:
english
Pages:
8
DOI:
10.1016/s0026-2714(99)00171-7
File:
PDF, 271 KB
english, 1999