books search
books
articles search
articles
Donate
Log In
Log In
to access more features
personal recommendations
Telegram Bot
download history
send to Email or Kindle
manage booklists
save to favorites
Explore
Journals
Contribution
Donate
Litera Library
Donate paper books
Add paper books
Open LITERA Point
Volume 40; Issue 2
Main
Integration, the VLSI Journal
Volume 40; Issue 2
Integration, the VLSI Journal
Volume 40; Issue 2
1
Design and implementation of reconfigurable and flexible test access mechanism for system-on-chip
Zahra S. Ebadi
,
Alireza N. Avanaki
,
Resve Saleh
,
Andre Ivanov
Journal:
Integration, the VLSI Journal
Year:
2007
Language:
english
File:
PDF, 260 KB
Your tags:
english, 2007
2
Towards generic charge-pump phase-locked loop, jitter estimation techniques using indirect on chip methods
Martin John Burbidge
,
J. Tijou
Journal:
Integration, the VLSI Journal
Year:
2007
Language:
english
File:
PDF, 682 KB
Your tags:
english, 2007
3
A floating gate design for electrostatic discharge protection circuits
Hung-Mu Chou
,
Jam-Wen Lee
,
Yiming Li
Journal:
Integration, the VLSI Journal
Year:
2007
Language:
english
File:
PDF, 682 KB
Your tags:
english, 2007
4
Scheduling and optimal voltage selection with multiple supply voltages under resource constraints
Ling Wang
,
Yingtao Jiang
,
Henry Selvaraj
Journal:
Integration, the VLSI Journal
Year:
2007
Language:
english
File:
PDF, 301 KB
Your tags:
english, 2007
5
Timing modeling of latch-controlled sub-systems
Kyung Tae Do
,
Young Hwan Kim
,
Haeng Seon Son
Journal:
Integration, the VLSI Journal
Year:
2007
Language:
english
File:
PDF, 478 KB
Your tags:
english, 2007
6
Compiling concurrent programs for embedded sequential execution
Bill Lin
Journal:
Integration, the VLSI Journal
Year:
2007
Language:
english
File:
PDF, 270 KB
Your tags:
english, 2007
7
An area-efficient timing closure technique for FPGAs using Shannon's expansion
Deshanand P. Singh
,
Stephen D. Brown
Journal:
Integration, the VLSI Journal
Year:
2007
Language:
english
File:
PDF, 316 KB
Your tags:
english, 2007
8
A new array architecture for signed multiplication using Gray encoded radix- operands
E. da Costa
,
J. Monteiro
,
S. Bampi
Journal:
Integration, the VLSI Journal
Year:
2007
Language:
english
File:
PDF, 259 KB
Your tags:
english, 2007
9
Architecture design of a coarse-grain reconfigurable multiply-accumulate unit for data-intensive applications
K. Tatas
,
G. Koutroumpezis
,
D. Soudris
,
A. Thanailakis
Journal:
Integration, the VLSI Journal
Year:
2007
Language:
english
File:
PDF, 597 KB
Your tags:
english, 2007
10
Preface
Laurence T. Yang
,
Jose G. Delgado-Frias
,
Yiming Li
,
Mohammed Niamat
,
Dimitrios Soudris
,
Srinivasa R. Vemuru
Journal:
Integration, the VLSI Journal
Year:
2007
Language:
english
File:
PDF, 72 KB
Your tags:
english, 2007
11
Applying stochastic modeling to bus arbitration for systems-on-chip
Sankalp Kallakuri
,
Alex Doboli
,
Simona Doboli
Journal:
Integration, the VLSI Journal
Year:
2007
Language:
english
File:
PDF, 183 KB
Your tags:
english, 2007
12
Constrained algorithmic IP design for system-on-chip
P. Coussy
,
E. Casseau
,
P. Bomel
,
A. Baganne
,
E. Martin
Journal:
Integration, the VLSI Journal
Year:
2007
Language:
english
File:
PDF, 530 KB
Your tags:
english, 2007
1
Follow
this link
or find "@BotFather" bot on Telegram
2
Send /newbot command
3
Specify a name for your chatbot
4
Choose a username for the bot
5
Copy an entire last message from BotFather and paste it here
×
×