IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

1

Simultaneous Handling of Symmetry, Common Centroid, and General Placement Constraints

Qiang Ma, Linfu Xiao, Yiu-Cheong Tam, Young, E.F.Y.

Journal:

Year:

2011

Language:

english

File:

PDF, 787 KB

english, 2011

2

Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip

Loi, I., Angiolini, F., Fujita, S., Mitra, S., Benini, L.

Journal:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Year:

2011

Language:

english

File:

PDF, 1.19 MB

english, 2011

3

GRIP: Global Routing via Integer Programming

Tai-Hsuan Wu, Davoodi, A., Linderoth, J.T.

Journal:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Year:

2011

Language:

english

File:

PDF, 448 KB

english, 2011

4

Cost-Effective Power-Aware Core Testing in NoCs Based on a New Unicast-Based Multicast Scheme

Dong Xiang, Ye Zhang

Journal:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Year:

2011

Language:

english

File:

PDF, 926 KB

english, 2011

5

Reducing Test Execution Cost of Integrated, Heterogeneous Systems Using Continuous Test Data

Biswas, S., Blanton, R.D.

Journal:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Year:

2011

Language:

english

File:

PDF, 597 KB

english, 2011

6

Buffer Sizing and Polarity Assignment in Clock Tree Synthesis for Power/Ground Noise Minimization

Hochang Jang, Deokjin Joo, Taewhan Kim

Journal:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Year:

2011

Language:

english

File:

PDF, 1.14 MB

english, 2011

7

Toward Automated ECOs in FPGAs

Ling, A.C., Brown, S.D., Safarpour, S., Jianwen Zhu

Journal:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Year:

2011

Language:

english

File:

PDF, 530 KB

english, 2011

8

Hierarchical Multialgorithm Parallel Circuit Simulation

Xiaoji Ye, Wei Dong, Peng Li, Nassif, S.

Journal:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Year:

2011

Language:

english

File:

PDF, 814 KB

english, 2011

9

Program Phase-Aware Dynamic Voltage Scaling Under Variable Computational Workload and Memory Stall Environment

Jungsoo Kim, Sungjoo Yoo, Chong-Min Kyung

Journal:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Year:

2011

Language:

english

File:

PDF, 656 KB

english, 2011

10

Determining the Number of Paths in Decision Diagrams by Using Autocorrelation Coefficients

Keren, O., Levin, I., Stanković, R.S.

Journal:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Year:

2011

Language:

english

File:

PDF, 664 KB

english, 2011

11

On Efficient LHS-Based Yield Analysis of Analog Circuits

Jaffari, J., Anis, M.

Journal:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Year:

2011

Language:

english

File:

PDF, 231 KB

english, 2011

12

Bound-Based Statistically-Critical Path Extraction Under Process Variations

Lin Xie, Davoodi, A.

Journal:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Year:

2011

Language:

english

File:

PDF, 271 KB

english, 2011

13

Floorplanning for Partially Reconfigurable FPGAs

Banerjee, P., Sangtani, M., Sur-Kolay, S.

Journal:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Year:

2011

Language:

english

File:

PDF, 653 KB

english, 2011

14

List of Reviewers

Journal:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Year:

2011

File:

PDF, 32 KB

2011

15

Editorial

Sapatnekar, S. S.

Journal:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Year:

2011

Language:

english

File:

PDF, 200 KB

english, 2011

17